


# Helion Technology

## FULL DATASHEET - Fast Hash Core Family for Xilinx FPGA



### Features

- Implements one or more of SHA-1, SHA-224, SHA-256, SHA-384, SHA-512 & MD5 hash algorithms
- Fast operation – one clock per hashing algorithm round
- Performs automatic message length calculation and padding insertion
- Optional user initialisation of IVs for efficient HMAC support
- HMAC wrapper available for quick and easy implementation
- Optional state unload/reload feature for handling fragmented messages
- Simple external interface
- Highly optimised for use in Xilinx FPGA technologies

### Deliverables

- Target specific netlist or fully synthesisable RTL VHDL/Verilog
- VHDL/Verilog simulation model and testbench with FIPS test vectors
- Comprehensive user documentation

## Overview

The Helion Fast Hash core family implements the NIST approved SHA-1, SHA-224, SHA-256, SHA-384 and SHA-512 secure hash algorithms to FIPS 180-3 and the legacy MD5 hash algorithm to RFC 1321. These are high performance cores that are available in single or multi-mode versions and have been designed specifically for use in Xilinx FPGA.

The hash algorithms take as input a message of arbitrary length, process the message as a series of 512 or 1024 bit blocks, and produce as output a compressed representation of the message data in the form of a message digest, the length of which varies with hash algorithm. Applications for the hashing cores include implementations of the standard Keyed-Hash Message Authentication Code (HMAC) described in FIPS 198-1. They are commonly used in the IPsec and TLS/SSL protocols, as well as Digital Signature applications, where a hash function is required to ensure both data integrity and origin authentication.

## Helion Technology Limited

Ash House, Breckenwood Road,  
Fulbourn, Cambridge CB21 5DQ, England



## Functional Description

The Helion Fast Hash core family implements the cryptographic hash algorithms which are used wherever data integrity and/or origin authentication is a system requirement. They process an arbitrary length message by operating on successive blocks of data, producing as output a message digest. The resulting digest varying in length with hash algorithm.

The cores contain an internal block store which may be loaded with message data under the control of external logic while the core indicates it is ready. Once the block store is full the core indicates it is busy and executes the hash algorithm; on completion the core indicates it is ready to accept the next message block. The user application logic is responsible for informing the core when the last message word is available at the data input and the location of the last message byte within the last word. This allows the core to calculate the exact message length and append message padding accordingly. When the last message block has been processed the core outputs the resulting message digest and indicates its validity.

The cores are optionally available in versions that support unload and reload of the hash state at the end of internal processing of each message block. This allows the full hash core state to be stored externally and subsequently reloaded at a future time to provide a very efficient mechanism for hashing of fragmented messages. This version of the cores also allows the user logic to preload custom initial hash values in the same cycle as the first message word is loaded. This allows pre-computed values to be programmed which override the default hash algorithm values, enabling efficient implementation of the Keyed-Hash Message Authentication Code (HMAC) described in FIPS 198-1.

## HMAC

An optional HDL wrapper is available from Helion which contains all of the additional logic (including key storage) required to efficiently perform the FIPS 198-1 HMAC using the Fast Hash cores. The wrapper supports either HMAC or normal hashing operations using the underlying Fast Hash core directly. Please contact Helion for further details.

## Core versions

The Helion Fast Hash core family is available in 32-bit and 64-bit data interface versions in keeping with the underlying hash algorithm to ensure maximum data throughput. The message digest output width also varies with the digest size of the underlying hashing algorithm.

Measured minimum resource utilisation and maximum performance for different Xilinx FPGA device families are detailed in the tables below for the four most popular versions of the Fast Hash core family. Other core versions are also available including legacy MD5 solutions. Please note: These standard versions do not include the state unload/reload feature. The cores are available for all current and legacy Xilinx device families. Please contact Helion for details of core versions not shown, or for typical resource and performance metrics for other Xilinx technologies including the latest 7-series devices.

In keeping with all Helion IP cores, the Fast Hash core family has been highly optimised for the lowest logic resource usage and maximum performance in Xilinx FPGA.

## Logic Utilisation and Performance

|                      | SHA-1      |             |            | SHA-256    |             |            |
|----------------------|------------|-------------|------------|------------|-------------|------------|
|                      | Virtex5 -3 | Spartan6 -3 | Virtex6 -3 | Virtex5 -3 | Spartan6 -3 | Virtex6 -3 |
| technology           | Virtex5 -3 | Spartan6 -3 | Virtex6 -3 | Virtex5 -3 | Spartan6 -3 | Virtex6 -3 |
| logic resource       | 207 Slices | 214 Slices  | 211 Slices | 319 Slices | 309 Slices  | 312 Slices |
| max clock            | 327 MHz    | 247 MHz     | 413 MHz    | 221 MHz    | 158 MHz     | 267 MHz    |
| max SHA-1 rate       | 2041 Mbps  | 1542 Mbps   | 2578 Mbps  | N/A        | N/A         | N/A        |
| max SHA-256 rate     | N/A        | N/A         | N/A        | 1714 Mbps  | 1225 Mbps   | 2071 Mbps  |
| max SHA-384/512 rate | N/A        | N/A         | N/A        | N/A        | N/A         | N/A        |



## Logic Utilisation and Performance (continued)

|                      | SHA-1/256  |             |            | SHA-384/512 |             |            |
|----------------------|------------|-------------|------------|-------------|-------------|------------|
| technology           | Virtex5 -3 | Spartan6 -3 | Virtex6 -3 | Virtex5 -3  | Spartan6 -3 | Virtex6 -3 |
| logic resource       | 371 Slices | 367 Slices  | 369 Slices | 608 Slices  | 587 Slices  | 616 Slices |
| max clock            | 227 MHz    | 152 MHz     | 266 MHz    | 190 MHz     | 133 MHz     | 240 MHz    |
| max SHA-1 rate       | 1417 Mbps  | 949 Mbps    | 1660 Mbps  | N/A         | N/A         | N/A        |
| max SHA-256 rate     | 1760 Mbps  | 1179 Mbps   | 2063 Mbps  | N/A         | N/A         | N/A        |
| max SHA-384/512 rate | N/A        | N/A         | N/A        | 2372 Mbps   | 1660 Mbps   | 2997 Mbps  |

## About Helion

Founded in 1992, Helion is a well established British company based in Cambridge, England, offering a range of product-proven Data Security IP cores backed up by highly experienced and professional design service capabilities.

Although we specialise in providing the highest performance data encryption and authentication IP, our interest does not stop there. Unlike broadline IP vendors who try to supply a very diverse range of solutions, being specialists we can offer much more than just the IP core.

For instance, we are pleased to be able to supply up-front expert advice on any security applications which might take advantage of our technology. Many of our customers are adding data security into their existing systems for the first time, and are looking for a little assistance with how best to achieve this. We are pleased to help with suitable advice and support where necessary, and pride ourselves in our highly personal approach.

In addition, our Design Services team have an impressive track record in the development of real security products for our customers; we are proud to have been involved in the design of numerous highly acclaimed security products. This knowledge and experience is fed back into our IP cores, to ensure that they are easy to integrate into real systems, and perform appropriately for real engineering applications.

Helion is also a member of the Xilinx AllianceCORE IP program, and a certified Xilinx Alliance Partner. We therefore take our Xilinx implementations very seriously indeed. Our cores have been designed from the ground up to be highly optimal in Xilinx FPGA; they are not simply based on a generic ASIC design like much of the competition.

Most Helion IP cores make use of Xilinx-specific architectural features; in fact in many cases we build-up custom internal logic structures by hand, in order to achieve the very highest performance and most efficient logic resource utilisation. The benefits of this dedicated approach can be clearly demonstrated by direct comparison between Helion data security IP cores and the equivalents from other vendors.

## More Information

For more detailed information on this or any of our other products and services, please contact Helion and we will be pleased to discuss how we can assist with your individual requirements.



### Helion Technology Limited

Ash House, Breckenwood Road,  
Fulbourn, Cambridge CB21 5DQ, England

tel: +44 (0)1223 500 924 email: [info@heliontech.com](mailto:info@heliontech.com)  
fax: +44 (0)1223 500 923 web: [www.heliontech.com](http://www.heliontech.com)