


Helion Technology

FULL DATASHEET – Tiny Hash Core Family for Xilinx FPGA



Features

- Implements one or more of SHA-1, SHA-224, SHA-256, SHA-384, SHA-512 & MD5 hash algorithms
- Supports Keyed Hashing for Message Authentication (HMAC) to FIPS 198-1
- Supports state unload/reload operations to optimise hashing of interleaved message streams
- Highly optimised for use in Xilinx FPGA technology
- Provides high functionality for low resource in low data rate applications
- Ideally suited for use as a hashing co-processor in embedded FPGA applications
- Choice of 8 or 32-bit host system interface data bus width

Deliverables

- Target specific netlist or fully synthesisable RTL VHDL/Verilog
- VHDL/Verilog simulation model and testbench with FIPS test vectors
- User documentation

Overview

The Helion Tiny Hash Core family for Xilinx FPGA offers a combination of high functionality and low resource usage for lower data rate applications than the Helion Fast Hash Core family. The core is available in versions which support one or more of the five NIST approved cryptographic hashing algorithms described in FIPS 180-3; SHA-1, SHA-224, SHA-256, SHA-384 and SHA-512, plus the legacy MD5 algorithm described in RFC 1321.

It can optionally support the standard Keyed Hash-based Message Authentication Code (HMAC) algorithm described in FIPS 198-1 which is widely used for data authentication and integrity checking in a number of data security protocols. Support for full hash state unload and reload also greatly improves system throughput when hashing interleaved or packetised message streams. A simple synchronous host system interface ensures easy connection into any end user application whether employed as a hardware hashing accelerator for an embedded processor, or connected directly into the datapath.

Helion Technology Limited

Ash House, Breckenwood Road,
Fulbourn, Cambridge CB21 5DQ, England



Functional Description

The Helion Tiny Hash core family can be provided in versions which implement one or more of the NIST approved hashing algorithms specified in FIPS 180-3; namely SHA-1, SHA-224, SHA-256, SHA-384 and SHA-512 and also supports the legacy MD5 hash algorithm to RFC 1321. In addition, each supported algorithm may be selected as the underlying hash function used to calculate the standard Keyed-Hash Message Authentication Code (HMAC) defined in FIPS 198-1.

The core is able to switch mode dynamically between messages, allowing any hash algorithm (with or without HMAC) to be selected on a message by message basis. Additionally using the state unload/reload functionality, the core may also switch between messages on a block by block basis in order to facilitate efficient handling of multiple interleaved message streams which require independent authentication.

For standard hash operations, the host loads message data into the core whenever the core indicates there is room in its message queue i.e. *queue_full* is deasserted. The core starts hash processing whenever a whole message block is available and the user has requested the hash operation defined by *hash_op* while asserting *hash_req*.

Further message blocks may be loaded into the message queue by the host whilst the core is still busy processing previous blocks. Once hashing of the final message block is complete the core indicates that the message digest is valid by asserting *digest_valid*. The host system may then read the calculated message digest from the core before starting to process the next message.

For HMAC operations, the host first loads the HMAC key into the core. The core then performs key pre-processing to ready itself for the subsequent hash operations, whilst the host is free to load the first blocks of message data. Once key pre-processing is complete, the core proceeds as described above for hash operations, with any additional internal HMAC processing hidden from the host. When the HMAC computation is complete the core indicates that the MAC result is valid by asserting *digest_valid*. The host system may then read the calculated MAC value from the core before starting to process the next message.

Core versions

The Tiny Hash core family provides a number of core versions, each sharing a common user interface whilst providing support for one or more hashing algorithms and optionally including HMAC processing.

Measured minimum resource utilisation and maximum performance for different Xilinx FPGA device families are detailed for four versions of the core in the tables below. Please note: These standard core versions do not include HMAC support, the addition of which increases the logic resource used. The cores are available for all current and legacy Xilinx device families; please contact Helion for details of versions of the core not shown in the tables, or for details of typical resource and performance for alternative Xilinx technologies.

The core can be provided with host data interface widths of either 8 or 32 bits. As standard the core is supplied with a 32 bit host data interface; all resource figures in the tables below assume this version.

Logic Utilisation and Performance

| | SHA-1 | | | SHA-224/256 | | |
|----------------------|------------------------|-----------------------|-----------------------|------------------------|------------------------|------------------------|
| technology | Spartan3A -5 | Spartan6 -3 | Virtex6 -3 | Spartan3A -5 | Spartan6 -3 | Virtex6 -3 |
| logic resource | 251 Slices 1 RAMB16 | 77 Slices 1 RAMB16 | 81 Slices 1 RAMB36 | 315 Slices 1 RAMB16 | 110 Slices 1 RAMB16 | 110 Slices 1 RAMB36 |
| max clock | 147 MHz | 203 MHz | 298 MHz | 144 MHz | 189 MHz | 277 MHz |
| max SHA-1 rate | 36 Mbps | 50 Mbps | 74 Mbps | N/A | N/A | N/A |
| max SHA-224/256 rate | N/A | N/A | N/A | 34 Mbps | 44 Mbps | 65 Mbps |
| max SHA-384/512 rate | N/A | N/A | N/A | N/A | N/A | N/A |



Logic Utilisation and Performance (continued)

| | SHA-1/224/256 | | | SHA-1/224/256/384/512 | | |
|----------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|
| technology | Spartan3A -5 | Spartan6 -3 | Virtex6 -3 | Spartan3A -5 | Spartan6 -3 | Virtex6 -3 |
| logic resource | 447 Slices 1 RAMB16 | 143 Slices 1 RAMB16 | 149 Slices 1 RAMB36 | 750 Slices 1 RAMB16 | 246 Slices 1 RAMB16 | 243 Slices 1 RAMB36 |
| max clock | 134 MHz | 185 MHz | 256 MHz | 126 MHz | 136 MHz | 273 MHz |
| max SHA-1 rate | 33 Mbps | 45 Mbps | 63 Mbps | 31 Mbps | 34 Mbps | 67 Mbps |
| max SHA-224/256 rate | 31 Mbps | 43 Mbps | 60 Mbps | 29 Mbps | 32 Mbps | 64 Mbps |
| max SHA-384/512 rate | N/A | N/A | N/A | 21 Mbps | 23 Mbps | 46 Mbps |

About Helion

Founded in 1992, Helion is a well established British company based in Cambridge, England, offering a range of product-proven Data Security IP cores backed up by highly experienced and professional design service capabilities.

Although we specialise in providing the highest performance data encryption and authentication IP, our interest does not stop there. Unlike broadline IP vendors who try to supply a very diverse range of solutions, being specialists we can offer much more than just the IP core.

For instance, we are pleased to be able to supply up-front expert advice on any security applications which might take advantage of our technology. Many of our customers are adding data security into their existing systems for the first time, and are looking for a little assistance with how best to achieve this. We are pleased to help with suitable advice and support where necessary, and pride ourselves in our highly personal approach.

In addition, our Design Services team have an impressive track record in the development of real security products for our customers; we are proud to have been involved in the design of numerous highly acclaimed security products. This knowledge and experience is fed back into our IP cores, to ensure that they are easy to integrate into real systems, and perform appropriately for real engineering applications.

Helion is also a member of the Xilinx AllianceCORE IP program, and a certified Xilinx Alliance Partner. We therefore take our Xilinx implementations very seriously indeed. Our cores have been designed from the ground up to be highly optimal in Xilinx FPGA; they are not simply based on a generic ASIC design like much of the competition.

Most Helion IP cores make use of Xilinx-specific architectural features; in fact in many cases we build-up custom internal logic structures by hand, in order to achieve the very highest performance and most efficient logic resource utilisation. The benefits of this dedicated approach can be clearly demonstrated by direct comparison between Helion data security IP cores and the equivalents from other vendors.

More Information

For more detailed information on this or any of our other products and services, please contact Helion and we will be pleased to discuss how we can assist with your individual requirements.



Helion Technology Limited

Ash House, Breckenwood Road,
Fulbourn, Cambridge CB21 5DQ, England

tel: +44 (0)1223 500 924 email: info@heliontech.com
fax: +44 (0)1223 500 923 web: www.heliontech.com