
# Helion Technology

# FULL DATASHEET – Tiny Hash Core Family for Actel FPGA



## Overview

The Helion Tiny Hash Core family for Actel FPGA offers a combination of high functionality and low resource usage for lower data rate applications than the Helion Fast Hash Core family. The core is available in versions which support any combination of the secure hashing algorithms described in the Secure Hash Standard, FIPS PUB 180-3; namely SHA-1, SHA-224, SHA-256, SHA-384 and SHA-512. It can support the standard Hash-based Message Authentication Code (HMAC) algorithm described in FIPS PUB 198-1 which is widely used for data authentication and integrity checking in a number of common data security protocols.

The core supports up to four hash calculations, or two HMAC calculations, with full core state unload and reload to greatly improve system throughput when processing interleaved or packet-based data streams is a requirement. Simple synchronous interfaces ensure easy system integration whether employed as a hashing accelerator for an embedded processor, or connected directly into a datapath.

#### **Helion Technology Limited**

Ash House, Breckenwood Road, Fulbourn, Cambridge CB21 5DQ, England



## **Functional Description**

The Helion Tiny Hash core family can be provided in versions which implement one or more of the NIST secure hashing algorithms specified in FIPS PUB 180-3; namely SHA-1, SHA-224, SHA-256, SHA-384 and SHA-512. It can also support the newer SHA-512-224 and SHA-512-256 hash algorithms defined in DRAFT FIPS PUB 180-4.

The core is able to switch hash algorithm dynamically between message blocks; allowing any of the hash algorithms supported by the core to be selected for use on a message block by block basis. The core internally provides support for four concurrent hash calculations each using a different hash algorithm as standard, enabling up to four message streams to be hashed simultaneously. Additionally, using the optional state unload and reload interface the core can very efficiently handle more than four interleaved message streams using external state storage.

For hash operations, the user initiates a new hash operation on the *hash\_exec* input; the *hash\_mode* and *hash\_slot* inputs indicating the hash algorithm and internal memory slot to be used for the operation. The core then indicates its readiness to accept input data and the user may load message data into the core using the *data\_in\_valid* and *data\_in\_ready* handshake signalling. At the end of the message, the user flags the last byte of the final message block by asserting the *data\_in\_last* marker input and the core appends padding as required by FIPS PUB 180-3.

Once the core has completed hashing of the final message block it indicates that the resulting message digest output is valid by asserting *digest\_out\_valid*. The host system may then read the message digest from *digest\_out* using the *digest\_out\_taken* handshake signal before starting the next hash operation.

The Tiny Hash core indicates an operation is in progress by asserting *hash\_busy* following acceptance of a valid hash operation request on the *hash\_exec* input. Once a hash operation is complete the core de-asserts the *hash\_busy* output and pulses the *hash\_done* output at which point the user may read the final message digest or internal state from the core.

Two further control inputs are provided to allow suspension of the current hash operation; *hash\_pause* suspends the current core operation at the end of the present message block for state unload and reload operation; and *hash\_abort* halts the current operation immediately and returns the core to its idle state.

#### Core versions

The Tiny Hash core family provides a number of different core variants, each sharing a common core user interface whilst providing support for one or more hashing algorithms either with or without HMAC support. The size and performance of the core varies with the hash algorithms supported by a particular variant.

The typical resource utilisation and maximum performance figures for a range of Actel FPGA device types are detailed for the four most popular variants of the Tiny Hash core in the tables below. The core is available for all current and legacy Actel FPGA device types; please contact Helion for further details of other core variants or specific Actel device types and speed grades not shown in the tables below.

#### Logic Utilisation and Performance

	SHA-1			SHA-256		
technology	ProASIC3/E -1	Axcelerator -1	RTAX -1 MIL	ProASIC3/E -1	Axcelerator -2	RTAX -1 MIL
logic resource	2031 tiles 2 RAMs	1101 R+C cells 1 RAM	1101 R+C cells 1 RAM	2652 tiles 2 RAMs	1477 R+C cells 1 RAM	1477 R+C cells 1 RAM
max clock	40 MHz	70 MHz	58 MHz	40 MHz	70 MHz	58 MHz
max SHA-1 rate	20 Mbps	35 Mbps	29 Mbps	N/A	N/A	N/A
max SHA-256 rate	N/A	N/A	N/A	20 Mbps	35 Mbps	29 Mbps
max SHA-384/512 rate	N/A	N/A	N/A	N/A	N/A	N/A



# Logic Utilisation and Performance (continued)

	SHA-1/256			
technology	ProASIC3/E -1	Axcelerator -1	RTAX -1 MIL	
logic resource	2722 tiles 2 RAMs	1679 R+C cells 1 RAM	1679 R+C cells 1 RAM	
max clock	40 MHz	67 MHz	58 MHz	
max SHA-1 rate	20 Mbps	33 Mbps	29 Mbps	
max SHA-224/256 rate	20 Mbps	33 Mbps	29 Mbps	
max SHA-384/512 rate	N/A	N/A	N/A	

		•
ProASIC3/E -1	Axcelerator -2	RTAX -1 MIL
5528 tiles 4 RAMs	3070 R+C cells 2 RAMs	3070 R+C cells 2 RAMs
36 MHz	50 MHz	36 MHz
18 Mbps	25 Mbps	18 Mbps
18 Mbps	25 Mbps	18 Mbps
27 Mbps	38 Mbps	27 Mbps

SHA-1/224/256/384/512

#### About Helion

Founded in 1992, Helion is a well established British company based in Cambridge, England, offering a range of product-proven Data Security IP cores backed up by highly experienced and professional design service capabilities.

Although we specialise in providing the highest performance data encryption and authentication IP, our interest does not stop there. Unlike broadline IP vendors who try to supply a very diverse range of solutions, being specialists we can offer much more than just the IP core.

For instance, we are pleased to be able to supply up-front expert advice on any security applications which might take advantage of our technology. Many of our customers are adding data security into their existing systems for the first time, and are looking for a little assistance with how best to achieve this. We are pleased to help with suitable advice and support where necessary, and pride ourselves in our highly personal approach.

In addition, our Design Services team have an impressive track record in the development of real security products for our customers; we are proud to have been involved in the design of numerous highly acclaimed security products. This knowledge and experience is fed back into our IP cores, to ensure that they are easy to integrate into real systems, and perform appropriately for real engineering applications.

Helion is also proud to be a founding member of the Actel CompanionCore IP program. We therefore take our Actel implementations very seriously indeed. Our cores have been designed from the ground up to be highly optimal in Actel FPGA; they are not simply based on a generic ASIC design like much of the competition.

Most Helion IP cores make use of Actel-specific architectural features; in fact in many cases we build-up custom internal logic structures by hand, in order to achieve the very highest performance and most efficient logic resource utilisation. The benefits of this dedicated approach can be clearly demonstrated by direct comparison between Helion Data Security IP cores and the equivalents from other vendors.

#### More Information

For more detailed information on this or any of our other products and services, please contact Helion and we will be pleased to discuss how we can assist with your individual requirements.



Helion Technology Limited Ash House, Breckenwood Road,

Ash House, Breckenwood Road, Fulbourn, Cambridge CB21 5DQ, England



tel: +44 (0)1223 500 924 email: info@heliontech.com fax: +44 (0)1223 500 923 web: www.heliontech.com

Copyright © 2012 Helion Technology Ltd; All rights reserved. This document contains Proprietary Trade Secrets of Helion Technology Limited; its receipt or possession does not convey any right to reproduce, disclose its contents, or to use its contents to manufacture, use, or sell anything that it may describe without the written authorisation of Helion Technology Limited. The products described in this document are subject to continuous development and all information is supplied strictly "as is" with no warranties implied or expressed and Helion Technology Limited shall not be liable for any loss or damage arising from the use of any information contained in this document.