# Helion Technology

# FULL DATASHEET – Modular Exponentiation Core Family for ASIC



#### Overview

The Helion Modular Exponentiation core performs the  $Z = Y^E$  mod M computation which is at the heart of many commonly used Public-Key encryption schemes such as RSA, Diffie-Hellman and the Digital Signature Algorithm (DSA) described in FIPS 186-2. These algorithms provide the strong encyption to facilitate key exchange and certificate-based authentication for communication protocols such as TLS/SSL and IPsec which are widely used for securing transactions over open networks such as the Internet.

Modular Exponentiation is an extremely CPU intensive computation which can present a significant overhead for embedded systems which implement these Public-Key algorithms in software. The Helion ModExp core has been designed to be highly efficient and to provide an easy to use and resource efficient means to perform hardware acceleration for applications which require a cryptographic key exchange.

## **Helion Technology Limited**





## **Functional Description**

The Helion ModExp Core consists of a shared Operand RAM which provides the data interface and holds the computation operands (Y,E,M) and result (Z); a Modular Multiplier which provides the main datapath and performs the computation; and a Controller block which provides the control interface as well as overseeing the operation of the Multiplier, enabling it to perform the required exponentiation operations. Using a shared Operand RAM interface makes the Helion ModExp core ideal for use as a co-processor, but equally usable in other configurations.

Operation of the core is extremely simple. Whilst the core is idle (indicated by the core busy output being deasserted), full user access is available to the shared Operand RAM via ports on the core. The Y, E and M operands are first written to the Operand RAM by the user application. Note that if the M or E operand values do not change between operations, they need not be updated as they remain in the shared Operand RAM. The operand length is then selected and the computation started. Progress of the computation is indicated by the busy and done status outputs from the engine; busy will be asserted during the computation, and done will be asserted for a single clock cycle once the computation is complete. This indicates that the core is idle again, and the resulting Z value may be read from the Operand RAM.

The Helion ModExp core may optionally be supplied as a hardwired version supporting Diffie-Hellman Oakley Groups 1, 2, 14 or 15 for use with the Internet Key Exchange (IKE). This removes the need for the user to set up the Modulus value, and in some variants of the core it can reduce the required logic resources. Please contact Helion for further details if this option is of interest.

#### Core versions

The Helion Modular Exponentiation core is a highly scaleable design, and so is available in a choice of versions, each sharing an identical interface, but differing in terms of the number of clock cycles they take to perform each operation. This allows the user to size an appropriate solution for any given requirement, trading off performance and logic area.

The tables below show the logic utilisation and maximum clock rates for four of our most popular variants. The smallest core is called **TINY32**, and typically offers between 1 and 5 1024-bit RSA operations per second (when both E and M are 1024-bits in length) depending on your target ASIC geometry and clock rates. It is therefore a good choice for setting up a small number of secure links in a typical terminal unit application.

For higher performance requirements, the **STD64** version covers the range 5 to 10 operations per second, the **STD128** version covers the range 10 to 25 operations per second, and the **STD256** version covers the range 15 to 50 operations per second; again the exact figure depending on the clock rate used, and therefore limited by the maximum attainable clock speed in your target ASIC geometry.

**Important Note:** all these quoted operation rates are for full-size 1024-bit RSA (|E|=1024, |M|=1024). Operations with shorter exponents like those typically used for Diffie-Hellman or for public key encryptions will be much faster in any given implementation, and if evaluating different solutions it is important to ensure that comparisons are made under identical conditions. For accurate performance figures for any of these solutions in any target technology, please contact Helion and we will be very happy to discuss all the options in detail.

## Logic Utilisation and Performance

	ASIC 0.13um			
core version	TINY32	STD64	STD128	STD256
typical logic resources	8K gates + RAM	12K gates + RAM	20K gates + RAM	40K gates + RAM
max clock	>300 MHz	>300 MHz	>300 MHz	>300 MHz
RSA ops/second  E =1024,  M =1024	>5	>10	>22	>45
DH ops/second  E =180,  M =1024	>32	>65	>130	>260

The utilisation figures above cover the four most popular solutions in the Helion ModExp core range, with typical maximum supported clock rates and the resulting numbers of operations per second. The figures for processing other operand sizes can be supplied on request.



#### **RAM Requirements**

All versions of the Helion ModExp core require user compiled RAMs and/or register files of varying aspect ratios in order to store the operands and for use as internal workspace. The total number of RAM storage bits required and the respective RAM aspect ratios depends on the version of the core and the operand lengths to be supported. Verilog RTL models of all synchronous RAMs are supplied with each version of the core for behavioural modelling and simulation purposes. Please contact Helion and we will be very happy to discuss all the options in detail.

## **Ordering Information**

Before ordering it will be necessary to decide which of our Modular Exponentiation cores will best fit your application. Decide between the TINY32, STD64, STD128 and STD256 types according to the number of operations per second required in your application. Be careful to check performance based on the required operand sizes, as this can make a large difference to the outcome. Remember also that it may be possible in your application to use multiple instances of these cores in order to achieve a higher total performance.

If some of these choices are unclear, or you would just like to go over the options, we are always happy to discuss the alternatives and suggest the most viable solutions.

#### About Helion

Founded in 1992, Helion is a well established British company based in Cambridge, England, offering a range of product-proven Data Security IP cores backed up by highly experienced and professional design service capabilities.

Although we specialise in providing the highest performance data encryption and authentication IP, our interest does not stop there. Unlike broadline IP vendors who try to supply a very diverse range of solutions, being specialists we can offer much more than just the IP core.

For instance, we are pleased to be able to supply up-front expert advice on any security applications which might take advantage of our technology. Many of our customers are adding data security into their existing systems for the first time, and are looking for a little assistance with how best to achieve this. We are pleased to help with suitable advice and support where necessary, and pride ourselves in our highly personal approach.

In addition, our Design Services team have an impressive track record in the development of real security products for our customers; we are proud to have been involved in the design of numerous highly acclaimed security products. This knowledge and experience is fed back into our IP cores, to ensure that they are easy to integrate into real systems, and perform appropriately for real engineering applications.

Unlike many broadline IP core vendors, Helion also spends a great deal of effort designing its cores at the very lowest level. We strongly believe that if you are buying IP, it should have been designed with the ultimate in care, and crafted to achieve the desired performance; not just put together at a high level to get the job done quickly. We find that this approach pushes the results much closer to the intended performance envelope.

For instance, if we are aiming for speed, we carefully optimise the datapath delays right down at the gate level; the result is a significantly faster core. Similarly, if we are aiming at reducing the gate count, we maintain a detailed understanding of gate budget throughout the design process. The benefits of this approach to design can be clearly demonstrated by direct comparison between Helion Data Security IP cores and the equivalents from other vendors.

## More Information

For more detailed information on this or any of our other products and services, please contact Helion and we will be pleased to discuss how we can assist with your individual requirements.



#### **Helion Technology Limited**

Ash House, Breckenwood Road, Fulbourn, Cambridge CB21 5DQ, England tel: +44 (0)1223 500 924 email: info@heliontech.com fax: +44 (0)1223 500 923 web: www.heliontech.com

Copyright © 2005-2010 Helion Technology Ltd; All rights reserved. This document contains Proprietary Trade Secrets of Helion Technology Limited; its receipt or possession does not convey any right to reproduce, disclose its contents, or to use its contents to manufacture, use, or sell anything that it may describe without the written authorisation of Helion Technology Limited. The products described in this document are subject to continuous development and all information is supplied strictly "as is" with no warranties implied or expressed and Helion Technology Limited shall not be liable for any loss or damage arising from the use of any information contained in this document.